I. INTRODUCTION
Presently, monolithic microwave integrated circuits (MMICs) are increasingly being realized by using the coplanar waveguide (CPW) as the basic transmission line because of its several attractive features [1] . However, in contrast to the well-established microstrip-line technology, there is still a lack of CADoriented models for CPW discontinuities and elements [2] .
One of the common elements in microwave circuits is the interdigital capacitor (IDC), which was introduced and analyzed first by Alley [3] almost 35 years ago. Since then, it has been the subject of several studies in the literature [4 -14] . Most of these studies concentrated on the design and analysis of microstrip interdigital capacitors. Very few tried to study CPW IDCs [15] [16] [17] . A 3D static finite-difference method (FDM) was used in [15] to characterize the CPW IDC and other CPW discontinuities. A -network of three capacitors was used to model the CPW IDC. A modified model that consists of Ncoupled lines in a coplanar environment was used to model the CPW IDC in [16] . Full details of this technique are not available in the literature.
Recently, artificial neural networks (ANNs) have been used in RF and microwave CAD [18 -24] . ANNs, sometimes known as the connectionist model, are systems used to model the structure of the brain. This is an attempt to simulate learning based on the observation method used by the brain. The most basic element of the biological model of the brain is called a neuron. The neuron is a specific type of cell which provides humans with the ability to remember, think, and apply previous experiences when taking actions in new situations. In the model, the neuron is a computation element that usually uses a nonlinear function (called the activation function) to process its inputs.
The objective of this article is to study the CPW IDC element. A lumped-element circuit model, which is suitable for computer-aided design (CAD) purposes, is used to model the CPW IDC. The circuit is essentially a -network of three capacitors along with a series resistor. Closed-form expressions are given for each element in the circuit. The obtained results for the capacitance and scattering parameters are in good agreement with those available in the literature, and those obtained using the full-wave method of moments (MoM) technique. Moreover, as an alternative to using mathematical expressions, a trained ANN model is developed in order to compute the capacitance of the CPW IDC. The obtained results using the ANN model are very close to those obtained using the mathematical expressions.
II. EQUIVALENT CIRCUIT MODEL
One form of the CPW IDC is shown in Figure 1 , in which W is the finger width, S is the spacing between fingers, S g is the distance between the outermost fingers and the ground plane, G is the gap width at the end of each finger, L is the overlap (or coupling) length between the fingers, t is the metallization thickness, h is the substrate thickness, r is the dielectric constant of the substrate, W f and G f are the center conductor width and slot width of the feeding CPW, N is the total number of fingers, and T 1 and T 2 are the reference planes which coincide with both ends of the CPW IDC.
In Figure 1 , the total width of the capacitor is equal to the center conductor width of the feeding CPW. A more general CPW IDC is shown in Figure 2 [16, 17] , in which the reference planes will still be at both ends of the IDC, while the rest of the structure (to the left and right of the IDC) can be modeled as CPW transmission-line sections along with CPW step discontinuities.
The lumped-element equivalent circuit shown in Figure 3 is used to model the CPW IDC [15] . Since a lumped-element model is used, the total size of the IDC should be much smaller than the operating wavelength. Moreover, it should be noted that such a circuit model neglects the series inductance of the IDC, which means that our model should be applicable far below the resonant frequency (for example, f/f res Յ 0.2). Practically, this is usually the frequency range of interest, as it represents the region where the IDC acts as a capacitor with negligible parasitic inductance. As shown in section IV, the model gives very good results up to 15 GHz.
In order to account for the metallization thickness t, an effective width of the strips can be defined as follows [10] :
In the equations below, the subscript "eff" will be omitted. The lumped elements of this circuit are obtained as follows.
A. Capacitance C s
Capacitance C s is the most important element in the circuit, and has been the subject of study in many papers [3] [4] [5] [6] [7] . Recently, using conformal mapping, Gevorgian [10] presented a closed-form expression for the C s of a multilayered substrate IDC. For a single-layered substrate, which is the case under consideration, the following expression can be used:
where C 3 is the capacitance of a three-finger IDC, C N is the capacitance of a periodical (N Ϫ 3) structure, and C end is the capacitance due to the open ends at the end of each finger. The following expression is used to evaluate C 3 [10] :
where kЈ i ϭ ͌ 1Ϫk i 2 and K(k) is the complete elliptic integral of the 1 st kind. The ratio K(k)/K(kЈ) can be evaluated using the well-known Hilberg's approximate expressions [25] . It should be noted that there is a misprint in eq. (15) in [10] , which has been taken care of in the above equations.
Similarly, the following expression is used to evaluate C N [10] :
. (12) An expression for C end is also derived using conformal mapping in [10] . Using the C end expression given in [10] , we were not able to reproduce the results presented in the paper itself. There seems to be something wrong in the presented expression for C end [26] . Thus, the model presented in [2] is used to compute C end , which relies on the simple expressions given in [27, 28] . This is accomplished by evaluating the openend capacitance of a CPW with center-conductor width W, slot width S, and end-gap width G. Then, this is multiplied by the number of fingers N, since we have N open ends. To obtain the CPW open-end capacitance, the expression derived in [28] , based on the assumption of narrow slots, is used when G/(S ϩ 2W) Յ 0.2, while the simple formula for the effective length extension (ᐉ oc ) given in [27] is used otherwise.
Finally, in the case of two fingers (N ϭ 2), a structure with two strips exists, which is essentially the coplanar-strips (CPS) line [1] . The capacitance of the CPS can be easily obtained from that of the CPW using the duality principle [1] . So, the total capacitance C s of a two-finger IDC is given by C s ϭ C end ϩ LC CPS (13) B. Resistance R Resistance R is computed using the expression in [3] , which is given by
where R s is the surface resistance. Usually, R is very small and has a negligible effect on the response of the IDC.
C. Capacitors C 1 and C 2
Parallel capacitors C 1 and C 2 are used to model the capacitance between the IDC (mainly the outermost fingers) and the ground planes. In Figures 1 and 2 , S g is the distance between the outermost finger of the IDC and the ground planes. Usually, this distance is chosen to be relatively large so as to reduce the ground effect on the IDC response. However, the ground effect needs to be included in order to obtain more accurate results. To our knowledge, there are no expressions available in the literature to evaluate C 1 and C 2 . An approximate expression can be obtained as explained below. Note that the outermost finger and the ground plane beside it constitute a CPW line with one ground plane only (instead of two in the conventional CPW). This asymmetric CPW has strip width W and slot width S g . Such a structure has been studied in [1, 29] , and its capacitance C CPW1 per unit length is given by
It should be noted that when N is odd, the number of fingers connected to one of the ports exceeds the number of those connected to the other port by one. Thus, the outermost two fingers will be connected to the same port (for example, port 1). In this case, one of the shunt capacitances will be computed as follows:
Regarding C 2 , the results presented in [15] show that for odd N, C 1 is almost double C 2 . Thus, in our circuit model, it will be assumed that C 2 ϭ C 1 /2 for odd N.
On the other hand, when N is even, one of the outermost fingers will be connected to port 1, while the other finger will be connected to port 2. In this case, the following equation will be used to evaluate the shunt capacitances:
The above expressions neglect the capacitance between the inner fingers and the ground. In addition, it should be noted that when N is even, a symmetric structure exists (that is, the phase of S 11 ϭ the phase of S 22 ), while when N is odd, the phases of S 11 and S 22 are different.
III. ANN Modeling of C s
The multilayer feed-forward network is one of the most effective and commonly used ANN architectures [30] . In this architecture, the neurons are arranged in layers, as shown in Figure 4 . The network consists of an input layer, output layer, and a number of what is called hidden layers (Fig. 4 shows an input layer, two hidden layers, and an output layer). The feed-forward network got its name from the fact that the output of a given layer is forwarded as input to the following layer (starting with the input layer and ending with the output layer). A trial-anderror or simple-to-complex procedure is used to determine the network architecture for a given problem. However, the number of hidden layers to be used depends on the complexity of the task for which the network is to be trained. In addition, the degree of nonlinearity of the input-output mapping required from the network affects the number of neurons and the type of activation function to be used in each layer. The most commonly used activation function with a feed-forward network is the sigmoid function, given by
Training is a very important issue in developing an ANN to perform a certain task. By training, we mean the adjustment of the weights of each layer such that the output of a network will be as close as possible to a required or targeted output. Back-propagation is the most common algorithm used to train a feed-forward network [31] . It is a gradient-decent algorithm, in which the network weights are moved along the negative of the gradient of a given performance function. The mean-squared error is normally used as a performance function while training a feed-forward network. In this article, as an alternative to using mathematical expressions, a multilayer feed-forward network is developed to model the capacitance C s of the CPW IDC. We have used the parameters: r , h, W, S, t, and G of the CPW IDC as the input to the network and C 3 /(L 0 ), C N /(L (N Ϫ 3) 0 ), and C end /N as the output of the network. Then, the value of C s for some given values of N and L can be obtained directly using eq. (2). Therefore, our network needs to have three neurons in the output layer that represent C 3 /(L 0 ), C N /(L (N Ϫ 3) 0 ), and C end /N. Eq. (2) was used to create data for training and testing the network. The range of the input parameters used in designing the data is given in Table I . This range covers most practical CPW IDCs used in MMICs.
A training set of 1000 randomly distributed points of the parameters in the range given in Table I and the back-propagation training algorithm were used to train the neural network. On the other hand, we used 100 completely different, randomly chosen cases to test the network. Both the training and testing data were linearly normalized to have values between 0 and 1. It was found that a network of two hidden layers (with 15 neurons in the first and 25 neurons in the second) can successfully model the capacitance C s . The accuracy of the trained network with this architecture is given in Table II in terms of average error and standard deviation. Therefore, for a given set of input parameters, the value of C s can be accurately computed in negligible time using the developed ANN.
IV. RESULTS
The first comparison was made with the values of C s presented in [10] . Tables III and IV show some comparisons. Although we used the same expressions presented in [10] (except for the evaluation of C end ), slightly different results are obtained. In Tables III  and IV , the results obtained using the expression given in [32] are also included and are in very good agreement with our results. No reference (or detail) is given about this expression in [32] , but it seems to be obtained using conformal mapping as well (it will be referred to as Gupta's expression). It can be clearly seen that the ANN model gives very close results to those obtained by eq. (2). This shows that the developed ANN has successfully learned the required task of evaluating the capacitance C s of the IDC. Although Tables III and IV show some variation between our results and those available in the literature, the other comparisons (presented below) give us more confidence in our results. It is believed that the experimental results in [5, 6] are not very accurate, since they rely upon wire bonds and resonance measurement, not upon the direct measurement of the component with modern de-embedding techniques. Moreover, it should be noted that a microstrip IDC was considered in [5, 6] and the effect of the terminal strips of the IDC was included in the measurements and the analysis. This explains the higher capacitance values obtained in [5, 6] , as compared to our results and those obtained using the expression from [32] .
The second comparison was made with the results presented in [15] , in which the quasi-static FDM was used to obtain the series capacitance C s along with the shunt capacitances C 1 and C 2 of the CPW IDC of the type shown in Figure 1 with S g ϭ G f . Our results and those obtained using Gupta's expression [32] are shown in Table V in comparison with those presented in [15] . Our results are in very good agreement with the FDM ones, except for the second case (CAP2), which has a very small S of 2 m, while the thickness t is 3 m! Unfortunately, the distance S g , which is needed to compute C 1 and C 2 , is not given in [15] , and thus, no comparison can be made for the shunt capacitances. However, S g ϭ 52 m, which results in a 50⍀ feeding line for the first case (CAP1), was tried and hence C 1 ϭ C 2 ϭ 9.1 fF was obtained, as compared to 9.65 fF using FDM [15] . In addition, S g ϭ 125 m, which results in a 50⍀ feeding line for the fourth case (CAP4), was tried and hence C 1 ϭ 27.3 fF was obtained, as compared to 23 fF using FDM [15] .
The scattering parameters for the first (CAP1), third (CAP3), and fourth (CAP4) cases obtained using the circuit (CKT) model are shown in Figures 5-7 . Full-wave results obtained using the software IE3D are also shown in the same figures. IE3D is a fullwave, MoM-based electromagnetic simulator [33] . As expected, the difference between the results of the full-wave and CKT models increases as the frequency increases, since quasi-static conditions were assumed when deriving the expressions for the lumped elements of the circuit model (that is, the values of the equivalent capacitances are independent of frequency). Good agreement is obtained up to 15 GHz. This conforms to the conclusion in [10] that the conformal-mapping model for C s can be used for frequen- Table V) .
cies up to the X-band. The agreement in the case of N ϭ 4 (Figs. 5 and 6) is better than the case with N ϭ 5 ( Fig. 7) . This might be due to the assumption of C 2 ϭ C 1 /2 for odd N, which may not be exact. The microstrip IDC has been experimentally studied in [7] , where an equivalent circuit similar to the one presented here was used to model the IDC. What concerns us here is the series capacitance C s . Table VI shows our results in comparison to those found experimentally in [7] . The results using Gupta's expression are also shown. It can be seen that our results are in very good agreement with those in [7] , although a microstrip IDC is considered in [7] . This is due to the fact that the substrate thickness is 125 m, which makes the effect of the bottom ground plane (existing in the microstrip IDC) on C s rather small.
V. CONCLUSION
A lumped-element equivalent circuit, which is suitable for CAD purposes, has been used to model a CPW IDC. The circuit is essentially a -network consisting of three capacitors. Expressions for each element in the circuit model have been given and studied. Although Tables III and IV show some variation between our results and those available in the  literature, Tables V and VI (and Figs. 5-7) give us more confidence in our expressions.
Moreover, a multilayer feed-forward ANN has been developed to model the capacitance of the CPW IDC. It was shown that the developed ANN successfully learned the required task of evaluating the capacitance of the IDC. At the present time, the developed ANN model, along with an optimization method, is being used to design CPW interdigital capacitors (similar to the work done on microstrip IDCs in [22] ); that is, given a specific capacitance value C s , the dimensions of the IDC and the substrate parameters can be obtained. 
